This paper presents a flipped voltage follower low dropout regulation with dual-feedback loops (DF-FVF LDR). Compared to other FVF LDRs, the multiple functions of error amplifier in DF-FVF LDR contribute to better regulation capability. The dominant pole is set by a small Miller capacitor leading to stable frequency response. Adaptive bias is further adopted to expand the bandwidth as well. Simulation was performed with 0.35 µm CMOS process and the results show that the gain for the shunt feedback loop is boosted greatly. Load and line regulations are reduced to 5.6 µV/mA and 1.4 mV/V. PSRR is maintained −54 dB at 1 kHz and −24 dB at 100 kHz. When the load current varies between 1 mA and 100 mA within edge time of 1 µs, undershoot and overshoot voltage are 110 mA and 89 mA, and the settling time is only 1.5 µs.
Introduction
Analog circuits are forced to operate with lower and lower supply voltages as CMOS processes are continuously scaled down. Therefore, there is a demand for high-performance integrated voltage regulators in terms of accuracy, power efficiency, response time, silicon area and off-chip component free feature [1] . Compared to low dropout regulators using a ®F-level off-chip capacitors to achieve stable operation, the output capacitor-less regulators (OCL LDR) are easier integrated for system on chip designs. For this reason, many OCL-LDRs have been proposed [2, 3, 4, 5, 6, 7] . Recently, a new kind of OCL LDR using a flipped voltage follower (FVF LDR), as shown in Fig. 1(a) , is received much attention for its structural simplicity and fast transient response [3] . The main advantage of FVF structure is the reduced output impedance due to shunt feedback connection. The non-dominant pole, typically created by the capacitance of the power device (C P ) but now output capacitor (C out ), moves to higher frequencies. This simplifies frequency compensation especially in light load situation. However, in fact, many design issues still exist in FVF LDR. First of all, stable operation is only possible when C out is around 20∼30 pF if there is no off-chip capacitor. When C out increases, the only way to regain stability is to increase the capacitance at the node of power device's gate. Inevitably, this further degrades the transient response due to longer charge and discharge time. Secondly, FVF LDR suffers from a low loop gain and thus the reported load regulation is not outstanding. Additionally, the slew rate of the circuit is hard to improve due to its simple folded structure. In order to solve these problems, LDRs based on cascoded flipped voltage follower have been proposed in [4, 5, 6, 7] . As shown in Fig. 1(b) , PMOS M 2 in common-gate state provides additional gain for the loop. However, extra voltage and current biases are needed to establish operating point and complex compensation for loop stability is introduced in consequence. In this paper, a novel solution for regulation enhance-ment in FVF LDR is proposed. As shown in Fig. 2 , the FVF regulator with dualfeedback loops (DF-FVF LDR) mainly consists of an error amplifier and an output stage including PMOS transistor M P and PMOS transistor M 1 . In contrast to conventional FVF LDR in [3, 4, 5, 6, 7] , the error amplifier plays roles in both feedback loops. In order to guarantee the stability, Miller compensation is adopted which would move the dominant pole to the output of error amplifier to avoid the negative influence derived from the output stage. Transient response is enhanced by adaptive bias.
The paper is organized as follows. Section 1 is the introduction. In section 2, we will present the operation principle and stablility analysis for the improved LDR. Detailed simulation results will be reported in Section 3 and Section 4 will be the conclusion of this paper. The last part is acknowledgement. In order to assure the closed loop stability, capacitor C M and C F are used, where C F is also aimed to ameliorate the transient response without increasing the power consumption [9] . R c is a nulling resistance to avoid right-halfplane zero generated by the Miller compensation.
Stability analysis for DF-FVF LDR without adaptive bias
The conventional FVF LDR in Fig. 1 (a) has two transistors, M 1 as a source follower and M P as a common-source amplifier. The DC gate voltage of M 1 has to be generated by an additional loop containing an error amplifier. However, as for the proposed DF-FVF LDR, V out is fed back directly to the input of the error amplifier. There are two advantages of this novel structure. Firstly, contrast to the traditional FVF, no extra circuit for the DC operating point is needed. Secondly, the open loop gain of the FVF shunt feedback loop is boosted by the error amplifier which we will analyze later in this part. Therefore, as shown in Fig. 3 , two negative loops are established in this circuit. Loop 1, similar to the conventional FVF loop, is the fast loop. Loop 2, including the error amplifier (EA) and M 1 , is the slow loop. Compared to the traditional FVF LDR, a third pole is inevitably introduced by the error amplifier in the DF-FVF LDR. Since the poles at the output and the gate of the power device are not at very low frequencies, pole-splitting technology is adopted to locate the dominant pole at the output of EA. In order to avoid oscillation during transient operation, both loops are supposed to be stable. The stability analysis for DF-FVF LDR without adaptive bias is stated as below.
I. Stability analysis for Loop 1
The main loop, defined as Loop 1, is illustrated in Fig. 3 (red line) and the equivalent small signal model is shown as Fig. 4(a) . It is obtained by breaking the loop at the gate of M P . Here g m1 , g m2 , g mp and g mEA are the transconductances for M 1 , M 2 , M P and the error amplifier. The equivalent resistance at V go approximately equals equivalent source-drain resistance for M 1 , defined as r o1 . R EA , R L and r op are the equivalent resistance for the output of error amplifier, current load and source- 
It is obtained and expressed by Eq. (1). Low-frequency open loop gain, defined as A DC , is a product of three stages. There are two zeros in this loop. Z 1 is generated by a current-buffer stage with C F and z 2 is generated by Miller compensation with R C . In addition, the loop gain transfer function has one dominant pole, p À3dB , and two non-dominant poles, p 2 and p 3 . Since the load current is not constant, the stability of Loop 1 is discussed at two different states. 
According to [10] , the stability can be achieved by 
Therefore, the relationship between C M and C P , C L is obtained and PM ! 90 À tan À1 ð0:5Þ À tan À1 ð0:25Þ ¼ 50 . Due to large R O , p 2 < z 1 < p 3 . Z 1 is aimed to enhance the phase margin near the bandwidth frequency. The location for the poles and zeros are illustrated in Fig. 4(b) . CASE 2: Heavy load current Once I load increases because of large current demand, M P moves into linear region. Both Ro and g mp R O decline sharply. What's more, based on Eq. (8, 9), p 2 is close to −1/r o1 C P and p 3 is close to −1/R O C L , moving to higher frequencies. With all these modifications, PM, equaling to 90 À tan À1 ðGBW=p 2 Þ, expands at high load state. However, because of the declining GBW, a smaller bandwidth of the loop slightly affects the transient response when the load current increases. The location of the poles and zeros are shown in Fig. 4(b) .
II. Stability analysis for LOOP 2
Apart from Loop 1, there is an additional loop, defined as Loop 2, indicated in Fig. 3 . The break point for this loop is at the input of the error amplifier. V g is the gate voltage of M p . Thus, the equivalent small signal model is as shown in Fig. 5(a) . DC operating point of the whole circuit is established by Loop 2. The loop gain transfer function of this loop is Instead of the complex situations at different load states for Loop 1, the stability analysis for Loop 2 is much easier. Firstly, the low frequency open gain A DC for Loop 2 is generally fixed, because g m1 r o1 g mp R O ) g mp R O > 1. Thus, jA DC j in Eq. (12) is kept around g mEA R EA when the load current changes. What's more, since R O is equal to (r op k 1=g m1 k R L ), smaller than 1/g m1 , 1/(g mp R O g m1 ) becomes larger than 1/g mp . As a result, when g mp R O decreases as the load current increases, p À3dB and p 2 shift to lower frequencies at the same time, whereas p 3 shifts to high frequencies. Z 1 , larger than p 2 , is less efficient to compensate the phase margin because of the small A DC . Therefore, adequate C M should be chosen to guarantee enough phase margins for Loop 2. According to Eq. (13) and (14),
If jp 2 j ! 2g mEA =C M , the loop must be stable. Therefore,
Combined with Eq. (10) and (18), proper C M is easy to decide.
Transient response
It is well known that the load regulation ability of an LDR can be approximately calculated with Eq. (19) .
Here, ÁI is on behalf of the change for the load current. When ÁI, C L and C P are fixed, the bandwidth for the regulation loop (! UBG ) and slewing current (I SR ) are the only factors influencing the transient performance of LDR. Conventional FVF LDO without an off-chip capacitor, shown in Fig. 1(a) , has two important poles in negative close loop [3] .
In most cases, P 2 is located out of the bandwidth to realize stable operation of the loop. However, if greater loads increase C L , the capacitor at the gate of M P is forced to be bigger. In result, both 1=! UBG and C P /I SR in Eq. (19) deteriorate. In contrast to traditional FVF LDR, the dominant pole in a DF-FVF LDR is located at the error amplifier's output. If C L increases, the dominant pole is forced to decrease to guarantee the stability, having no influence on C P . From this perspective, once the load changes, the output voltage only receives a slight effect from the change of ! UBG in Eq. (19).
Additionally, although C F plays a less important role in compensation for the circuit compared with C M , it is significant for outstanding transient response. As we can see in Fig. 3 , C F , connecting V g with V out by using a current buffer, creates a fast charge/discharge route from V out to V g . When I LOAD increases, an undershoot at the output will be generated. The voltage spike detected by C F will be transmitted to the gate of M P and let C P discharge in a fast speed. Thus, the response time for V g dropping is reduced by C F . Likewise, when I LOAD decreases, an overshoot will be created so that the voltage spike detected by C F will charge C P immediately.
Last but not least, smaller overshoot is achieved by adaptive-bias technology. As we stated in Section 2.2, the bandwidth for heavy load state is smaller because of decreasing loop gain. In consequence, the overshoot voltage is larger than the undershoot voltage. However, taking the advantage of large PM at heavy load state, stability can still be realized even if the dominant pole is pushed to higher frequencies. Therefore, according to Eq. (3) and (13), larger dominant pole is realized by reducing R EA via increasing bias current for the error amplifier.
For all of the three reasons we have stated above, the DF-FVF LDR has a better performance in transient response.
Line regulation
The line regulation, defined as ÁV o =ÁV i , is considered in this part. According to the small signal model, the line regulation for the conventional FVF LDR at low frequency can be expressed as follows,
However, the line regulation for DF-FVF LDR at low frequency can be easily calculated, as shown in Eq. (23).
Comparing Eq. (22) with (23), it is obvious to imply that the loop integration with an error amplifier provides better regulation ability.
Simulation results
The proposed LDR shown in Fig. 2 is implemented with a 0.35 µm CMOS technology. The LDR is designed to supply 1.8 V output voltage at 1-100 mA load current for 100 pF output capacitor when the supply voltage is greater than 2 V. So the dropout voltage is 0.2 V. C M is 3 pF and C F is 1 pF in this design. Quiescent current for light and heavy load state is 30 µA and 50 µA, respectively. So the worst-case current efficiency is 90% in the proposed LDR at light load state. Other detailed simulation results are shown as follows. Fig. 6 shows the frequency response comparison between DF-FVF LDR with and without adaptive bias. In order to verify the efficiency of the error amplifier in the shunt feedback loop, a conventional FVF LDR, as shown in Fig. 1(a) , using components in same parameters with the proposed LDR is also simulated. The summary for the shunt feedback loop of different LDRs are demonstrated in Table I . As we can see, the loop gain is boosted by the error amplifier from 72 dB to 107 dB at light load state and from 32 dB to 70 dB at heavy load state. Although the gain for DF-FVF LDR is slightly reduced to 68 dB by using adaptive bias at heavy load state, the bandwidth is expanded from 530 kHz to 1.25 MHz. The phase margins for DF-FVF LDR are guaranteed above 50°.
The frequency response for Loop 2 has also been simulated and the results are summarized in Table II . The loop gains for different states are almost same while the bandwidth for heavy load state is increased greatly by adaptive bias. The phase margins are all larger than 45°. Therefore, the stability for the whole circuit is confirmed according to Tables I and II . The most outstanding improvement for DF-FVF LDR is the ability of regulation. As shown in Fig. 7 , the variation of DC voltage at output node is tremendously reduced compared to the conventional FVF LDR. The load regulation of the DF-FVF LDR is about 5.6 µV/mA. The worst line load, appearing at 100 mA load state, is 1.4 mV/V. Thus, precise supply voltage can be provided by this novel LDR without degrading the frequency response and transient speed which is very important in accurate measurement circuit applications.
PSRR is another important parameter for LDR. The comparison for PSRR is shown in Fig. 8 . As for light load state, the difference of PSRR between conventional FVF LDR and DF-FVF LDR is not very large, only 5 dB at low frequency. Nevertheless, the gap increases to 23 dB at heavy load condition because of the insufficient gain of the power device in PSRR of conventional FVF LDR. As for the DF-FVF LDR, the PSRR is kept above −54 dB at 1 kHz and maintained −24 dB at 100 kHz. Therefore, better performance is indicated by using the threestage feedback loop for blocking the vibration from supply to output. Fig. 9 shows the comparison for the load transient response of DF-FVF LDR with and without adaptive bias. When the load current varies with a step of 1-100 mA in 1 µs, the output voltage for LDR without adaptive bias has an undershoot of 110 mV and an overshoot of 129 mV, while 40 mV overshoot is reduced by using adaptive bias. The settling time is about 1.5 µs in both cases. Table III . The LDRs in [4] , [5] , [7] and [9] are based on the cascoded FVF LDR as Fig. 1(b) , which also has a three-stage shunt feedback loop. Implemented in smaller-scale processes, the LDRs in [4] , [5] and [7] consume lower power. And the LDR in [9] achieves a smaller undershoot voltage because of the large on-chip capacitor. Therefore, the FOM for the DF-FVF in this paper is not obviously declined. However, with the 0.35 µm process, the on-chip capacitor needed in the improved FVF LDR is relatively small. Line regulation and load regulation for the DF-FVF LDR are reduced superior to that of the cascoded FVF LDRs. PSRR is maintained in a high level. Therefore, better performance can be inferred with a more advanced process for the proposed LDR. 
Conclusions
In this paper, a FVF LDR with dual-summed feedback loops is presented. The creative use of an error amplifier stated in this research not only establishes the DC operating point for the whole circuit, but also magnifies the gain for the shunt feedback loop of FVF stage. Adaptive bias is further adopted to enlarge bandwidth in frequency response. Therefore, compared with a traditional FVF LDR, the regulation ability is extraordinarily enhanced by this proposed FVF LDR within limited power dissipation and area occupation. The stability of both loops can be guaranteed by Miller compensation via small on-chip capacitors. Validated by 0.35 µm CMOS process, the simulation results demonstrate that regulation performance of the improved FVF LDR is superior to the prior state of art works.
